





Title			
Size	Number	DL8266	Revision
B			V 1.1

此图仅供走线参考，不作效果图

1/5duty 1/3bias 4.5V



No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
1	PA7_INTX_VPP	-588.23	768.23	21	PC4_S4	-315	-768.23	41	S28	588.23	135
2	PA6_T0CKI_SCL	-588.23	674.99	22	PC5_S5	-225	-768.23	42	S29	588.23	225
3	PA5	-588.23	585	23	PC6_S6_EL0_ELM	-135	-768.23	43	S30	588.23	315
4	PA4	-588.23	495	24	PC7_S7_EL1	-45	-768.23	44	S31	588.23	405
5	PA3_AC	-588.23	405	25	PD0_S8_IN0	45	-768.23	45	S32	588.23	495
6	PA2_SDA	-588.23	315	26	PD1_S9_CSRT0	135	-768.23	46	S33	588.23	585
7	PA1	-588.23	225	27	PD2_S10_RS0	225	-768.23	47	S34	588.23	674.99
8	PA0	-588.23	135	28	PD3_S11_CTRT0	315	-768.23	48	S35	588.23	768.23
9	XO	-588.23	45	29	PD4_S12_OSCI_RT01	405	-768.23	49	S36	494.99	768.23
10	XI	-588.23	-45	30	PD5_S13_OSCO_RS1R	494.99	-768.23	50	S37	405	768.23
11	VDD:	-588.23	-135	31	PD6_S14_CS1RT01	588.23	-768.23	51	S38	315	768.23
12	VDD:	-588.23	-225	32	PD7_S15_IN1	588.23	-674.99	52	S39	225	768.23
13	PB2_PP_REM	-588.23	-315	33	S20	588.23	-585	53	S40_C7	135	768.23
14	PB3_PN_REM	-588.23	-405	34	S21	588.23	-495	54	S41_C6	45	768.23
15	VSS:	-588.23	-495	35	S22	588.23	-405	55	S42_C5	-45	768.23
16	VSS:	-588.23	-585	36	S23	588.23	-315	56	S43_C4	-135	768.23
17	PC0_S0_CC0_SSB	-588.23	-674.99	37	S24	588.23	-225	57	S44_C3	-225	768.23
18	PC1_S1_CC1_SCK	-588.23	-768.23	38	S25	588.23	-135	58	S45_C2	-315	768.23
19	PC2_S2_V1_MOSI	-494.99	-768.23	39	S26	588.23	-45	59	C1	-405	768.23
20	PC3_S3_V2_MISO	-405	-768.23	40	S27	588.23	45	60	C0	-494.99	768.23

\*The IC substrate should be connected to Vss in the PCB layout artwork.

